

# DATA SHEET SILICONDRIVE 2.5" DRIVE

# SSD-Dxxx(I)-3600

## **OVERVIEW**

The SiliconDrive 2.5" Drive is an optimal time-to-market replacement for hard drives and flash cards or in host systems that require low power and scalable storage solutions.

SiliconDrive technology is engineered exclusively for the high performance, high reliability, and multiyear product lifecycle requirements of the Enterprise System OEM market. Typical end-market applications include broadband data and voice networks, military systems, flight medical equipment, system avionics, industrial control systems. video surveillance, storage networking, VoIP, wireless infrastructure, and interactive kiosks.

Every SiliconDrive is integrated with SiliconSystems' patented PowerArmor and patent-pending SiSMART technologies to virtually eliminate storage systems failures.

PowerArmor prevents data corruption and loss from power disturbances by integrating patented technology into every SiliconDrive.

SiSMART acts as an early warning system to eliminate unscheduled downtime by constantly monitoring and reporting the exact amount of remaining storage system useful life.

Numerous SiliconSystems' patented and patent-pending application-specific technologies can be integrated into SiliconDrive to safeguard application data and software IP. Application notes detailing these performance-enhancing options are available under NDA.

## **F**EATURES

- · RoHS 6 of 6 compliant
- Integrated PowerArmor and SiSMART technologies
- Capacity range: 128MB to 16GB
- Supports both 8-bit and 16-bit data register transfers
- Supports dual-voltage 3.3V or 5V interface
- Data reliability <1 error in 10<sup>14</sup> bits read
- MTBF 4,000,000 hours
- · ATA-3 compliant
- Industry standard 2.5" Drive form factor
- Supports PIO modes 0-4 and DMA modes 0-2





#### SILICONSYSTEMS PROPRIETARY

<sup>26840</sup> ALISO VIEJO PARKWAY, ALISO VIEJO, CA 92656 • PHONE: 949.900.9400 • FAX: 949.900.9500 • http://www.siliconsystems.com

## **REVISION HISTORY**

Document No.	Release Date	Changes
3600D-05DSR	February 2, 2009	<ul> <li>Updated:</li> <li>"System Reliability" table and changed the name to "Reliability."</li> <li>"Related Documentation" table.</li> <li>Added:</li> <li>"Projected Operational Life Span."</li> </ul>
3600D-04DSR	August 7, 2008	Updated "Physical Dimensions."
3600D-03DSR	May 22, 2008	<ul><li>Updated:</li><li>"Overview."</li><li>SiProtect information.</li></ul>
SSDS02-3600D-R	February 25, 2008	Added a Note below the "DC Characteristics" table.
SSDS01-3600D-R	December 17, 2007	Updated the t <sub>RWD</sub> Maximum in the "True IDE Multiword DMA Read/Write Access Timing" table.
SSDS00-3600D-R	September 28, 2007	Initial release.

#### SILICONSYSTEMS PROPRIETARY

## TABLE OF CONTENTS

Overview	i
Features	i
Revision History	
List of Figures	VI
List of Tables	VII
Physical Specifications	1
Physical Dimensions	1
Pin Locations	2
Jumper Settings	2
Product Specifications	3
System Performance	3
System Power Requirements	3
Reliability	4
Projected Operational Life Span	4
Product Capacity Specifications	5
Environmental Specifications	5
Electrical Specification	6
Pin Assignments	6
Signal Descriptions	7
Absolute Maximum Ratings	9
Capacitance	9
DC Characteristics	10
AC Characteristics	11
I/O Access Read Timing	11
I/O Access Write Timing	12
True IDE Read/Write Access Timing	13
True IDE Multiword DMA Read/Write Access Timing	14

ATA and True IDE Register Decoding	
Task File Register Specification	
ATA Registers	
Data Register	
Error Register	
Feature Register	
Sector Count Register	
Sector Number Register	
Cylinder Low Register	
Cylinder High Register	21
Drive/Head Register	
Status Register	
Command Register	
Alternate Status Register	
Device Control Register	
Device Address Register	
ATA Command Block and Set Description	
ATA Command Set	
Check Power Mode — 98h, E5h	
Executive Drive Diagnostic — 90h	
Format Track — 50h	
Identify Drive — ECh	
Identify Drive — Drive Attribute Data	
Idle — 97h, E3h	
Idle Immediate — 95h, E1h	
Initialize Drive Parameters — 91h	
Recalibrate — 1Xh	
Read Buffer — E4h	
Read DMA — C8h	

#### SILICONSYSTEMS PROPRIETARY

	Read Multiple — C4h	43
	Read Sector — 20h, 21h	44
	Read Long Sector(s) — 22h, 23h	45
	Read Verify Sector(s) — 40h, 41h	46
	Seek — 7Xh	47
	Set Features — EFh	48
	Set Multiple Mode — C6h	49
	Set Sleep Mode — 99h, E6h	50
	Standby — 96h, E2h	51
	Standby Immediate — 94h, E0h	52
	Write Buffer — E8h	53
	Write DMA — CAh	54
	Write Multiple — C5h	55
	Write Sector(s) — 30h, 31h	56
	Write Long Sector(s) — 32h, 33h	57
	Erase Sector(s) — C0h	58
	Request Sense — 03h	59
	Translate Sector — 87h	60
	Wear-Level — F5h	61
	Write Multiple w/o Erase — CDh	62
	Write Sector(s) w/o Erase — 38h	63
		64
Sales	and Support	65
Part I	Numbering	65
No	menclature	65
Par	t Numbers	65
Ro	HS 6 of 6 Product Labeling — Pb-Free Identification Label	66
Sar	nple Label	66
Relat	ed Documentation	67

#### SILICONSYSTEMS PROPRIETARY

## LIST OF FIGURES

Figure 1: Physical Dimensions	1
Figure 2: Pin Locations	2
Figure 3: Jumper Settings	2
Figure 4: I/O Access Read Timing Diagram	11
Figure 5: I/O Access Write Timing Diagram	12
Figure 6: True IDE Read/Write Access Timing Diagram	13
Figure 7: True IDE Multiword DMA Read/Write Access Timing	14
Figure 8: Sample Label	66

## LIST OF TABLES

Table 1: System Performance	3
Table 2: System Power Requirements	3
Table 3: Reliability	4
Table 4: Operational Life Span	4
Table 5: Product Capacity Specifications	5
Table 6: Environmental Specifications	5
Table 7: Pin Assignments	6
Table 8: Signal Descriptions	7
Table 9: Absolute Maximum Ratings	9
Table 10: Capacitance	9
Table 11: DC Characteristics	10
Table 12: I/O Access Read Timing	11
Table 13: I/O Access Write Timing	12
Table 14: True IDE Read/Write Access Timing	13
Table 15: True IDE Multiword DMA Read/Write Access Timing	14
Table 16: Task File Register Specification	15
Table 17: Error Register	16
Table 18: Feature Register	17
Table 19: Sector Count Register	18
Table 20: Sector Number Register	19
Table 21: Cylinder Low Register	20
Table 22: Cylinder High Register	21
Table 23: Drive/Head Register	22
Table 24: Status Register	23
Table 25: Command Register	24
Table 26: Alternate Status Register	25
Table 27: Device Control Register	26

#### SILICONSYSTEMS PROPRIETARY

Table 28: Device Address Register	. 27
Table 29: ATA Command Block and Set Description	. 28
Table 30: ATA Command Set	. 28
Table 31: Check Power Mode — 98h, E5h	. 30
Table 32: Executive Drive Diagnostic — 90h	. 31
Table 33: Format Track — 50h	. 32
Table 34: Identify Drive — ECh	. 33
Table 35: Identify Drive — Drive Attribute Data	. 34
Table 36: Idle — 97h, E3h	. 37
Table 37: Idle Immediate — 95h, E1h	. 38
Table 38: Initialize Drive Parameters — 91h	. 39
Table 39: Recalibrate — 1Xh	. 40
Table 40: Read Buffer — E4h	. 41
Table 41: Read DMA — C8h	. 42
Table 42: Read Multiple — C4h	. 43
Table 43: Read Sector — 20h, 21h	. 44
Table 44: Read Long Sector(s) — 22h, 23h	. 45
Table 45: Read Verify Sector(s) — 40h, 41h	. 46
Table 46: Seek — 7Xh	. 47
Table 47: Set Features — EFh	. 48
Table 48: Set Features' Attributes	. 48
Table 49: Set Multiple Mode — C6h	. 49
Table 50: Set Sleep Mode — 99h, E6h	. 50
Table 51: Standby — 96h, E2h	. 51
Table 52: Standby Immediate — 94h, E0h	. 52
Table 53: Write Buffer — E8h	. 53
Table 54: Write DMA — CAh	. 54
Table 55: Write Multiple — C5h	. 55
Table 56: Write Sector(s) — 30h, 31h	. 56

#### SILICONSYSTEMS PROPRIETARY


Table 57: Write Long Sector(s) — 32h, 33h	. 57
Table 58: Erase Sector(s) — C0h	. 58
Table 59: Request Sense — 03h	. 59
Table 60: Extended Error Codes	. 59
Table 61: Translate Sector — 87h	. 60
Table 62: Wear-Level — F5h	. 61
Table 63: Write Multiple w/o Erase — CDh	. 62
Table 64: Write Sector(s) w/o Erase — 38h	. 63
Table 65: Write Verify — 3Ch	. 64
Table 66: Part Numbering Nomenclature	. 65
Table 67: Part Numbers	. 65
Table 68: Related Documentation	. 67

## PHYSICAL SPECIFICATIONS

The SiliconDrive 2.5" Drive products are offered in an industry-standard 2.5" Drive form factor. See "Part Numbering" on page 65 for details regarding 2.5" Drive capacities.

### PHYSICAL DIMENSIONS

This section provides diagrams that describe the physical dimensions for the 2.5" Drive.



#### Figure 1: Physical Dimensions

Dimension	Millimeters	Tolerance (mm)	Dimension	Millimeters	Tolerance (mm)
A	100.00	±0.25	L	69.85	±0.25
В	90.60	±0.125	М	2.00	±0.125
С	73.03	±0.125	Ν	9.40	±0.10
D	34.93	±0.125	Р	6.00	±0.125
E	14.00	±0.125	Q	11.57	±0.125
F	4.08	±0.125	R	32.10	±0.125
G	61.70	±0.125	S	14.93	±0.125
Н	4.68	±0.125	Т	11.00	±0.125
Ι	64.42	±0.125	U	4.65	±0.125
J	10.14	±0.51	V	4.00	±0.125
К	3.99	±0.43	W	6.15	±0.125

#### SILICONSYSTEMS PROPRIETARY

## **PIN LOCATIONS**

The following diagram identifies the pin locations of the 2.5" Drive.




Figure 2: Pin Locations

## JUMPER SETTINGS

The following diagram defines the SiliconDrive 2.5" Drive jumper settings.




Figure 3: Jumper Settings

## **PRODUCT SPECIFICATIONS**

*Note:* All SiliconDrive 2.5" Drive values quoted are typical at 25°C and nominal supply voltage.

#### SYSTEM PERFORMANCE

#### Table 1: System Performance

Reset to Ready Startup Time (Typical/Maximum)	200ms/400ms
Read Transfer Rate (Typical)	8MBps
Write Transfer Rate (Typical)	6MBps
Burst Transfer Rate	16.7MBps
Controller Overhead (Command to DRQ)	2ms (maximum)

#### SYSTEM POWER REQUIREMENTS

*Note:* The 5V is the only operation for the 16GB capacity.

#### Table 2: System Power Requirements

DC Input Voltage	3.3 ± 10%	5.0 ± 10%
Sleep (Standby Current)	<0.5mA	<1.0mA
Read (Typical/Peak)	20mA/75mA	30mA/100mA
Write (Typical/Peak)	30mA/75mA	40mA/100mA

### RELIABILITY

	Table 3: Reliability
MTBF (@ 25°C)	4,000,000 hours
Bit Error Rate	<1 non-recoverable error in 10 <sup>14</sup> bits read

.. . ...

#### **PROJECTED OPERATIONAL LIFE SPAN**

SiliconDrive Part#	Capacity	Service Life*		GB Written per Day
SSD-D16G-3600	16GB	648.7 Years	@	135.2GB
SSD-D08G-3600	8GB	324.3 Years	@	135.2GB
SSD-D04G-3600	4GB	162.2 Years	@	135.2GB
SSD-D02G-3600	2GB	81.1 Years	@	135.2GB
SSD-D01G-3600	1GB	40.5 Years	@	135.2GB
SSD-D51M-3600	512MB	20.3 Years	@	135.2GB
SSD-D25M-3600	256MB	10.1 Years	@	135.2GB
SSD-D12M-3600	128MB	5.1 Years	@	135.2GB

#### Table 4: Operational Life Span

\* There are unlimited read cycles. Service life is determined using SiliconSystems' LifeEst calculation at 100% duty cycle with 25% write cycles.

LifeEst is a comprehensive measurement that considers numerous factors to determine the projected life span of a SiliconDrive. A white paper that describes the benefits of LifeEst and how to calculate it can be found at http:// www.siliconsystems.com/resources/Documents/Whitepaper/ SiliconSystems\_NAND\_Evolution.pdf.

The actual life of a SiliconDrive is dependant on the customer usage model. SiSMART is a patented technology of SiliconSystems that enables host systems to monitor actual usage of a SiliconDrive in real time. SiSMART measures and reports the remaining life of a SiliconDrive. For more information on SiSMART, refer to the *Eliminating Unscheduled Downtime by Forecasting Useable Life* white paper at http://www.siliconsystems.com/ technology/pdfs/SiliconDrive\_SiSMART.pdf.

#### SILICONSYSTEMS PROPRIETARY

## **PRODUCT CAPACITY SPECIFICATIONS**

Product Capacity	Capacity (Bytes)	Number of Sectors	Number of Cylinders	Number of Heads	Number of Sectors/ Track
128MB	130,154,496	254,208	993	8	32
256MB	260,571,136	508,928	994	16	32
512MB	521,773,056	1,019,088	1011	16	63
1GB	1,047,674,880	2,046,240	2030	16	63
2GB	2,098,446,336	4,098,528	4066	16	63
4GB	4,224,761,856	8,251,488	8186	16	63
8GB	8,455,200,768	16,514,064	16,383*	16	63
16GB	16,494,428,160	32,215,680	16,383*	16	63

Table 5: Product Capacity Specifications

\* = All IDE drives 8GB and larger use 16383 cylinders, 16 heads, and 63 sectors/track due to interface restrictions.

## **ENVIRONMENTAL SPECIFICATIONS**

Table 6:	Environmental	<b>Specifications</b>
----------	---------------	-----------------------

Temperature	0°C to 70°C (Commercial)
	-40°C to 85°C (Industrial)
Humidity	8% to 95% non-condensing
Vibration	16.3gRMS, MIL-STD-810F, Method 514.5, Procedure I, Category 24
Shock	1000G, Half-sine, 0.5ms Duration
	50g Pk, MIL-STD-810F, Method 516.5, Procedure I
Altitude	80,000ft, MIL-STD-810F, Method 500.4, Procedure II

#### SILICONSYSTEMS PROPRIETARY

## **ELECTRICAL SPECIFICATION**

### **PIN ASSIGNMENTS**

The following table describes the SiliconDrive 2.5" Drive 44-pin IDE connector signals.

olghaið.	Table 7: Pin Assignments				
Pin	IDE-ATA		Pin	IDE-ATA	
1	-RESET		2	GND	
3	D7		4	D8	
5	D6		6	D9	
7	D5		8	D10	
9	D4		10	D11	
11	D3		12	D12	
13	D2		14	D13	
15	D1		16	D14	
17	D0		18	D15	
19	GND		20	KEY	
21	DMARQ		22	GND	
23	-IOWR		24	GND	
25	-IORD		26	GND	
27	IORDY		28	-CSEL	
29	-DMACK		30	GND	
31	INTRQ		32	-IOCS16	
33	A1		34	-PDIAG	
35	A0		36	A2	
37	-CS0		38	-CS1	
39	-DASP		40	GND	
41	V <sub>CC</sub>		42	V <sub>CC</sub>	
43	GND		44	NC	

## SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc. All unauthorized use and/or reproduction is prohibited.

## **SIGNAL DESCRIPTIONS**

Signal Name	Pin(s)	Туре	Description
A2-A0	36, 33, 35	I	Address Inputs. These signals are asserted by the host to access the task registers in the device.
-CS0,-CS1	37, 38	I	In the true IDE mode, -CS0 is the chip select for the task file registers while -CS1 is used to select the Alternate Status register and the Device Control register.
-CSEL	28	I	<b>Cable Select.</b> This internally pulled-up signal is used to configure this device as a master or a slave when the jumper configuration is in CSEL mode. When this pin is:
			<ul> <li>Grounded by the host, this device is configured as a master.</li> <li>Open, this device is configured as a slave.</li> </ul>
D15-D0	18, 16, 14, 12, 10, 8, 6, 4, 3, 5, 7, 9, 11, 13, 15, 17	Ι/Ο	<b>Data Inputs/Outputs.</b> This is the 8-bit or 16-bit bidirectional interface between the host and device. The lower eight bits are used for 8-bit register transfers.
-DMACK	29	I	<b>DMA Acknowledge.</b> This signal is used by the host in response to DMARQ to initiate DMA transfers. The DMARQ/-DMACK handshake is used to provide flow control during the transfer. When -DMACK is asserted, -CS0 and -CS1 are not asserted and transfers are 16-bits wide.
DASP	39	I/O	<b>Disk Active/Slave Present.</b> This open drain output signal is asserted low any time the drive is active. In a master/slave configuration, this signal is used by the slave to inform the master that a slave is present.

## Table 8: Signal Descriptions

#### SILICONSYSTEMS PROPRIETARY

Signal Name	Pin(s)	Туре	Description
DMARQ	21	0	<b>DMA Request.</b> This signal is used for DMA transfers between the host and device. DMARQ is asserted by the device when the device is ready to transfer data to/from the host. The direction of data transfer is controller by -IORD and -IOWR. This signal is used in a handshake manner with -DMACK (i.e., the device waits until the host asserts -DMACK before negating DMARQ, and reasserts DMARQ if there is more data to transfer). The DMARQ/ -DMACK handshake is used to provide flow control during the transfer.
GND	2, 19, 22, 24, 26, 30, 40, 43	-	Ground. The device ground signal.
INTRQ	31	0	<b>Interrupt Request.</b> This signal is an active high interrupt request to the host.
IORDY	27	I	<b>I/O Channel Ready.</b> The signal is negated to extend the host transfer cycle of any host register access.
-IORD	25	1	<b>Device I/O Read.</b> This is the read strobe signal from the host. The falling edge of IORD enables data from the device onto the data bus. The rising edge of IORD latches data at the host. The host does not act on the data until it is latched.
-IOWR	23	I	<b>Device I/O Write.</b> This is the write strobe signal from the host. The rising edge of IOWR# latches data from the data bit signals. The device does not act on the data until it is latched.
KEY	20	-	Key. Reserved for the Connector Key.
-PDIAG	34	I/O	<b>Pass Diagnostic.</b> This open drain signal is asserted by the slave to indicate to the master that it has passed its diagnostics.

Table 8:	Signal	Descriptions	(Continued)
----------	--------	--------------	-------------

#### SILICONSYSTEMS PROPRIETARY

Signal Name	Pin(s)	Туре	Description
-RESET	1	I	<b>Device Reset.</b> An active low signal. When active, this signal sets all internal registers to their default state. This signal is held asserted until at least 25µs after power has been stabilized during the device power-on.
V <sub>CC</sub>	41, 42	-	<b>Device Power Supply.</b> The device power +3.3V/5V signal.

Table 8:	Signal	Descriptions	(Continued)
----------	--------	--------------	-------------

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Minimum	Maximum	Units
T <sub>s</sub>	Storage Temperature	-55	125	°C
T <sub>A</sub>	Operating Temperature	-40	85	°C
V <sub>CC</sub>	V <sub>CC</sub> with Respect to GND	-0.3	6.7	V
V <sub>in</sub>	Input Voltage	-0.5	3.8	V
V <sub>out</sub>	Output Voltage	-0.3	3.6	V

#### Table 9: Absolute Maximum Ratings

## CAPACITANCE

#### Table 10: Capacitance

Symbol	Parameter	Maximum	Units
C <sub>in</sub>	Input Capacitance	35	pF
C <sub>out</sub>	Output Capacitance	35	pF
C <sub>I/O</sub>	Bidirectional Capacitance	35	pF

#### SILICONSYSTEMS PROPRIETARY

## **DC CHARACTERISTICS**

Symbol	Parameter	5V	5V ±10%		
Symbol	Faidillelei	Minimum	Maximum	Units	
V <sub>CC</sub>	Power Supply Voltage	4.5	5.5	V	
ILI	Input Leakage *(1) Current	-	5	μA	
I <sub>LO</sub>	Output Leakage *(1) Current	-	5	μA	
V <sub>CCR</sub>	V <sub>CC</sub> Read Current	-	80	mA	
V <sub>CCW</sub>	V <sub>CC</sub> Write Current	-	80	mA	
V <sub>CCS</sub>	V <sub>CC</sub> Standby Current	-	0.5	mA	
V <sub>IL</sub>	Input Low Voltage	-0.3	0.3 x V <sub>CC</sub>	V	
V <sub>IH</sub>	Input High Voltage	7 x V <sub>CC</sub>	V <sub>CC</sub> + 0.3	V	
V <sub>OL</sub>	Output Low Voltage	-	0.4	V	
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> - 0.4	-	V	

## Table 11: DC Characteristics

\*(1) Except the pulled-up/pulled-down pin.

#### SILICONSYSTEMS PROPRIETARY

## **AC CHARACTERISTICS**

## I/O Access Read Timing




Figure 4:	I/O Acce	ss Read	Timing	Diagram
-----------	----------	---------	--------	---------


Table 12:	I/O Access	Read Timing
-----------	------------	-------------

Symbol	Parameter	Minimum	Maximum	Units
t <sub>DVRL</sub>	Data Delay after IORD	-	50	ns
t <sub>IGHQX</sub>	Data Hold following IORD	5	-	ns
t <sub>IGLIGH</sub>	IORD Pulse Width	65	-	ns
t <sub>AVIGL</sub>	Address Setup before IORD	25	-	ns
t <sub>GHAX</sub>	Address Hold following IORD	10	-	ns
t <sub>CLIGL</sub>	CE Setup before IORD	5	-	ns
t <sub>CHIGH</sub>	CE Hold following IORD	10	-	ns
t <sub>RLIGL</sub>	REG Setup before IORD	5	-	ns
t <sub>RHIGH</sub>	REG Hold following IORD	0	-	ns
t <sub>IGLINL</sub>	INPACK Delay falling from IORD	-	(1)	ns
t <sub>IGHINH</sub>	INPACK Delay Rising from IORD	-	(1)	ns
t <sub>AVISL</sub>	IOIS16 Delay Falling from Address	-	(1)	ns
t <sub>AXISH</sub>	IOIS16 Delay Rising from Address	-	(1)	ns

*Note:* (1) IOIS16 and INPACK are not supported.

#### SILICONSYSTEMS PROPRIETARY

I/O Access Write Timing




#### Figure 5: I/O Access Write Timing Diagram

Table 13:	I/O Access	Write Timing
-----------	------------	--------------

Symbol	Parameter	Minimum	Maximum	Units
t <sub>IGHDX</sub>	Data Hold following IOWR	5	-	ns
t <sub>IGHQX</sub>	Data Setup before IOWR	20	-	ns
t <sub>IGLIGH</sub>	IOWR Pulse Width	65	-	ns
t <sub>AVIGL</sub>	Address Setup before IOWR	25	-	ns
t <sub>AXIGH</sub>	Address Hold following IOWR	10	-	ns
t <sub>CLIGL</sub>	CE Setup before IOWR	5	-	ns
t <sub>CHIGH</sub>	CE Hold following IOWR	10	-	ns
t <sub>RLIGL</sub>	REG Setup before IOWR	5	-	ns
t <sub>RHIGH</sub>	REG Hold following IOWR	0	-	ns
t <sub>AVISL</sub>	IOIS16 Delay Falling from Address	-	(1)	ns
t <sub>AXISH</sub>	IOIS16 Delay Rising from Address	-	(1)	ns

*Note:* (1) IOIS16 and INPACK are not supported.

#### SILICONSYSTEMS PROPRIETARY



**True IDE Read/Write Access Timing** 



Table 14:	True IDE	Read/Write	Access	Timing
-----------	----------	------------	--------	--------


Symbol	Parameter	Minimum	Maximum	Units
t <sub>ICL</sub>	Cycle Time	100	-	ns
t <sub>AVRWL</sub>	Address Valid to DIOR, DIOW Setup Time	15	-	ns
t <sub>RWPW</sub>	DIOR, DIOW Pulse Width	65	-	ns
t <sub>DVWL</sub>	DIOW Data Setup Time	20	-	ns
t <sub>DXWH</sub>	DIOW Data Hold Time	5	-	ns
t <sub>DVRL</sub>	DIOR Data Setup Time	15	-	ns
t <sub>DXRH</sub>	DIOR Data Hold Time	5	-	ns
t <sub>AV16L</sub>	Address Valid to IOCS16 Assertion	-	(1)	ns
t <sub>AX16H</sub>	Address Valid to IOCS16 Negation	-	(1)	ns
t <sub>AXRWH</sub>	DIOW, DIOR to Address Valid Hold Time	10	-	ns
t <sub>IOST</sub>	IORDY Setup Time	-	(1)	ns
t <sub>IOPW</sub>	IORDY Pulse Width	-	(1)	ns

*Note:* (1) IOIS16 and INPACK are not supported.

#### SILICONSYSTEMS PROPRIETARY

## True IDE Multiword DMA Read/Write Access Timing

This function does not apply to SiliconDrives that have DMA disabled.



## Figure 7: True IDE Multiword DMA Read/Write Access Timing

Symbol	Parameter	Minimum	Maximum	Units
t <sub>RWC</sub>	Cycle Time (mode 2)	100	-	ns
t <sub>RWPW</sub>	DIOR/DIOW Pulse Width	65	-	ns
t <sub>RDA</sub>	DIOR Data Access	-	50	ns
t <sub>RWSU</sub>	DIOR/DIOW Data Setup Time	15	-	ns
t <sub>WH</sub>	DIOW Data Hold Time	5	-	ns
t <sub>RH</sub>	DIOR Data Hold Time	5	-	ns
t <sub>DMRW</sub>	DMACK to DIOR/DIOW Setup Time	0	-	ns
t <sub>RWDH</sub>	DIOR/DIOW to DMACK Hold Time	5	-	ns
t <sub>RWN</sub>	DIOR/DIOW negated Pulse Width	25	-	ns
t <sub>RWD</sub>	DIOR/DIOW to DMARQ Delay	-	35	ns
t <sub>CSRW</sub>	CS(1:0) valid to DIOR/DIOW	10	-	ns
t <sub>CSH</sub>	CS(1:0) Hold Time	10	-	ns

#### Table 15: True IDE Multiword DMA Read/Write Access Timing

#### SILICONSYSTEMS PROPRIETARY

## ATA AND TRUE IDE REGISTER DECODING

SiliconDrive can be configured as either a a memory-mapped or an an I/O devices. As noted earlier, communication to and from the drive is accomplished using the ATA Command Block.

### TASK FILE REGISTER SPECIFICATION

The Task File registers are used for reading and writing the storage data in the SiliconDrive. The decoded addresses are as shown in the following table.

				•	•	
CS0#	CS1#	DA02	DA01	DA00	DIOR# = L	DIOW# = L
0	1	0	0	0	Data	Data
0	1	0	0	1	Error	Feature
0	1	0	1	0	Sector Count	Sector Count
0	1	0	1	1	Sector Number	Sector Number
0	1	1	0	0	Cylinder Low	Cylinder Low
0	1	1	0	1	Cylinder High	Cylinder High
0	1	1	1	0	Drive/Head	Drive/Head
0	1	1	1	1	Status	Command
0	0	Х	Х	Х	Invalid	Invalid
1	1	Х	Х	Х	High-Z	Not Used
1	0	0	Х	Х	High-Z	Not Used
1	0	1	0	Х	High-Z	Not Used
1	0	1	1	0	Alternate Status	Device Control
1	0	1	1	1	Device Address	Not Used

 Table 16: Task File Register Specification

#### SILICONSYSTEMS PROPRIETARY

## **ATA REGISTERS**

## DATA REGISTER

The Data register is a 16-bit register used to transfer data blocks between the host and drive buffers. The register may set to 8-bit mode by using the Set Features Command defined in "Seek — 7Xh" on page 47.

### ERROR REGISTER

The Error register contains the error status, if any, generated from the last executed ATA command. The contents are qualified by the ERR bit being set in "Status Register" on page 23.

Operation	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	$D_4$	$D_3$	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Read	BBK	UNC	MC	IDNF	MCR	ABRT	TKNOF	AMNF
Default Value	0	0	0	0	0	0	0	0

#### Table 17: Error Register

Bit(s)	Description
7	Bad Block Detected (BBK). Set when a bad block is detected.
6	<b>Uncorrectable Data Error (UNC).</b> Set when an uncorrectable error is encountered.
5	Media Changed (MC). Set to 0.
4	ID Not Found (IDNF). Set when the sector ID is not found.
3	MCR (Media Change Request). Set to 0.
2	Aborted Command (ABRT). Set when a command is aborted due to a drive error.
1	Track 0 Not Found (TKONF). Set when the execute drive diagnostic command is executed.
0	Address Mark Not Found (AMNF). Set in the case of a general error.

#### SILICONSYSTEMS PROPRIETARY

## FEATURE REGISTER

The Feature register is command-specific and used to enable and disable interface features. This register supports only either odd or even byte data transfers.

#### Table 18: Feature Register

Operation	D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Read/Write				Featur	re Byte			

## SECTOR COUNT REGISTER

The Sector Count register is used to read or write the sector count of the data for which an ATA transfer has been made.

Table 19: Sector Count Register

Operation	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
Read/Write		Sector Count							
Default Value	0	0	0	0	0	0	0	1	

SILICONSYSTEMS PROPRIETARY This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

## SECTOR NUMBER REGISTER

The Sector Number register is set by the host to specify the starting sector number associated with the next ATA command to be executed. Following a qualified ATA command sequence, the device sets the register value to the last sector read or written as a result of the previous AT command.

When Logical Block Addressing (LBA) mode is implemented and the host issues a command, the contents of the register describe the Logical Block Number bits A[7:0]. Following an ATA command, the device loads the register with the LBA block number resulting from the last ATA command.

Operation	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>			
Read/Write		Sector Number (CHS Addressing)									
	Log	Logical Block Number bits A07-A00 (LBA Addressing)									
Default Value	0	0	0	0	0	0	0	1			

#### Table 20: Sector Number Register

## CYLINDER LOW REGISTER

The Cylinder Low register is set by the host to specify the cylinder number low byte. Following an ATA command, the content of the register is written by the device, identifying the cylinder number low byte.

In LBA mode, the 8-bit register maintains the contents of the Logical Block number address bits A15:A08.

Operation	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>			
Read/Write		Cylinder Number Low Byte (CHS Addressing)									
	Log	Logical Block Number bits A15-A08 (LBA Addressing)									
Default Value	0	0	0	0	0	0	0	0			

## CYLINDER HIGH REGISTER

The Cylinder High register is set by the host to specify the cylinder number high byte. Following an ATA command, the content of the register is set internally by the device, identifying the cylinder number high byte.

In LBA mode, the 8-bit register maintains the contents of the Logical Block number address bits A23:A16.

Operation	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		
Read/Write	Cylinder Number Low Byte (CHS Addressing)									
	Log	Logical Block Number bits A23-A16 (LBA Addressing)								
Default Value	0	0	0	0	0	0	0	0		

#### Table 22: Cylinder High Register

## **DRIVE/HEAD REGISTER**

The Drive/Head register is used by the host and the device to select the type of addressing (CHS or LBA), the drive letter, and either bits 3-0 of the head number in CHS mode or logical block number bits 27-24 in LBA mode.

Operation	D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	$D_3$	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Read/Write	1	LBA	1	DRV	HS3 LBA27	HS2 LBA26	HS1 LBA25	HS0 LBA24
Default Value	1	0	1	0	0	0	0	0

### Table 23: Drive/Head Register

The Drive/Head register is used by the host to specify one of a pair of ATA drives present in the platform.

Bit(s)	Description
6	LBA. Selects between CHS (0) and LBA (1) addressing mode.
4	<b>Drive Address (DRV).</b> Indicates the drive number selected by the host, either 0 or 1.
3-0	HS3 to 0. Indicates bits 3-0 of the head number in CHS addressing mode or LBA bits 27-24 in LBA mode.
	<ul> <li>CHS to LBA conversion: LBA = (C x HpC + H) x SpH + S -1</li> <li>LBA to CHS conversion:</li> </ul>
	<ul> <li>C = LBA/(HpC x SpH)</li> <li>H = (LBA/SpH) mod (HpC)</li> <li>S = (LBA mod(SpH)) + 1</li> </ul>
	where:
	<ul> <li>C is the cylinder number</li> <li>H is the head number</li> <li>S is the sector count</li> <li>HpC is the head count per cylinder count</li> <li>SpH is the sector count per head count (track)</li> </ul>

#### SILICONSYSTEMS PROPRIETARY

## **STATUS REGISTER**

The Status register provides the device's current status to the host. The status register is an 8-bit read-only register. When the contents of the register are read by the host, the IREQ# bit is cleared.

Operation	D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Read/Write	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR
Default Value	0	0	0	0	0	0	0	0

Bit(s)	Description
7	<b>Busy (BSY).</b> Set when the drive is busy and unable to process any new ATA commands.
6	<b>Data Ready (DRDY).</b> Set when the device is ready to accept ATA commands from the host.
5	Drive Write Fault (DWF). Always set to 0.
4	<b>Drive Seek Complete (DSC).</b> Set when the drive heads have been positioned over a specific track.
3	<b>Data Request (DRQ).</b> Set when a device is ready to transfer a word or byte of data to or from the host and the device.
2	Corrected Data (CORR). Always set to 0.
1	Index (IDX). Always set to 0.
0	<b>Error (ERR).</b> Set when an error occurs during the previous ATA command.

### **COMMAND REGISTER**

The Command register specifies the ATA command code being issued to the drive by the host. Execution of the command begins immediately following the issuance of the command register code by the host.

#### Table 25: Command Register

Operation	D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	$D_3$	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Read/Write			AT	A Comn	nand Co	de		

See "ATA Command Block and Set Description" on page 28 for a listing of the supported ATA commands.

## ALTERNATE STATUS REGISTER

The Alternate Status register is a read-only register indicating the status of the device, following the previous ATA command. See "Status Register" on page 23 for specific details.

Operation	D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Read/Write	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR
Default Value	0	0	0	0	0	0	0	0

 Table 26: Alternate Status Register

#### **DEVICE CONTROL REGISTER**

The Device Control register is used to control the interrupt request and issue ATA software resets.

Table 27: Device Control Register

Operation	D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Write	-	-	-	-	1	SRST	nIEN	0

Bit(s)	Description
7-4	Reserved bits.
3	Always set to 1.
2	Software Reset (SRST). When set, resets the ATA software.
1	<b>Interrupt Enable (nIEN).</b> When set, device interrupts are disabled. There is no function in the memory-mapped mode.
0	Always set to 0.

## **DEVICE ADDRESS REGISTER**

The Device Address register is used to maintain compatibility with ATA disk drive interfaces.

Operation	D <sub>7</sub>	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Read/Write	-	nWTG	nHS3	nHS2	nHS1	nHS0	nDS1	nDS0
Default Value	0	0	1	1	1	1	1	0

Bit(s)	Description
7	Reserved bit.
6	Write Gate (nWTG). Low when a write to the device is in process.
5-2	<b>nHS3 to nHS0.</b> The negated binary address of the currently selected head.
1	<b>nDS1.</b> Low when drive 1 is selected and active.
0	<b>nDS0.</b> Low when drive 0 is selected and active.

# ATA COMMAND BLOCK AND SET DESCRIPTION

In accordance with the *ANSI ATA Specification*, the device implements seven registers that are used to transfer instructions to the device by the host. These commands follow the ANSI standard ATA protocol. A description of the ATA command block is provided in the following table.

Operation	D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
Feature		X							
Sector Count		Х							
Sector Number		Х							
Cylinder Low				>	<				
Cylinder High				)	<				
Drive Head	1 LBA 1 Drive X						K		
Command	X								

 Table 29: ATA Command Block and Set Description

# ATA COMMAND SET

	Table 30:	ATA	Command \$	Set
--	-----------	-----	------------	-----

Class	Command Name	Command	Registers Used						
Class		Code	FR	SC	SN	CY	DH	LBA	
1	Check Power Mode	98h, E5h	-	-	-	-	D	-	
1	Execute Drive Diagnostics	90h	-	-	-	-	D	-	
1	Erase Sector	C0h	-	Y	Y	Y	Y	Y	
2	Format Track	50h	-	Y	-	Y	Y	Y	
1	Identify Drive	ECh	-	-	-	-	D	-	
1	ldle	97h, E3h	-	Y	-	-	D	-	
1	Idle Immediate	95h, E1h	-		-	-	D	-	
1	Initialize Drive Parameters	91h	-	Y	-	-	Y	-	
1	Read Buffer	E4h	-	-	-	-	D	-	
1	Read DMA*	C8h	-	Y	Y	Y	Y	Y	
1	Read Multiple	C4h	-	Y	Y	Y	Y	Y	

#### SILICONSYSTEMS PROPRIETARY

0		Command	Registers Used						
Class	Command Name	Code	FR	SC	SN	CY	DH	LBA	
1	Read Long Sector	22h, 23h	-	-	Y	Y	Y	Y	
1	Read Sector(s)	20h, 21h	-	-	Y	Y	Y	Y	
1	Read Verify Sector(s)	40h, 41h	-	Y	Y	Y	Y	Y	
1	Recalibrate	1Xh	-	-	-	-	Y	-	
1	Request Sense	03h	-	-	-	-	D	-	
1	Seek	7Xh	-	-	Y	Y	Y	Y	
1	Set Features	EFh	Y		-	-	D	-	
1	Set Multiple Mode	C6h	-	Y	-	-	D	-	
1	Set Sleep Mode	99h, E6h	-	-	-	-	D	-	
1	Standby	96h, E2h	-	-	-	-	D	-	
1	Standby Immediate	94h, E0h	-	-	-	-	D	-	
1	Translate Sector	87h	-	Y	Y	Y	Y	Y	
1	Wear Level	F5h	-	-	-	-	Y	-	
2	Write Buffer	E8h	-	-	-	-	D	-	
1	Write DMA*	CAh	-	Y	Y	Y	Y	Y	
2	Write Long Sector	32h, 33h	-		Y	Y	Y	Y	
3	Write Multiple	C5h	-	Y	Y	Y	Y	Y	
3	Write Multiple w/o Erase	CDh	-	Y	Y	Y	Y	Y	
2	Write Sector(s)	30h, 31h	-	Y	Y	Y	Y	Y	
2	Write Sector(s) w/o Erase	38h	-	Y	Y	Y	Y	Y	
3	Write Verify	3Ch	-	Y	Y	Y	Y	Y	

\* = This function does not apply to SiliconDrives that have DMA disabled.

#### Notes:

- CY = Cylinder
- SC = Sector Count
- DH = Drive/Head
- SN = Sector Number
- FR = Feature LBA LBA bit of the Drive/Head register (D denotes that only the drive bit is used)

#### SILICONSYSTEMS PROPRIETARY

#### Check Power Mode — 98h, E5h

The Check Power Mode command verifies the device's current power mode. When the device is configured for standby mode or is entering or exiting standby, the BSY bit is set, the Sector Count register set to 00h, and the BSY bit is cleared. In idle mode, BSY is set and the Sector Count register is set to FFh. The BSY bit is then cleared and an interrupt is issued.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
Feature		X							
Sector Count		X							
Sector Number		X							
Cylinder Low		Х							
Cylinder High				X	(				
Drive Head	X X X Drive								
Command	98h or E5h								

Table 31: Check Power Mode — 98h, E5h

### Executive Drive Diagnostic — 90h

The Executive Drive Diagnostic performs an internal read write diagnostic test using (AA55h and 55AAh). If an error is detected in the read/write buffer, the Error register reports the appropriate diagnostic code.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Feature		X						
Sector Count		X						
Sector Number		Х						
Cylinder Low				Х	(			
Cylinder High	Х							
Drive Head	X X X Drive							
Command	90h							

Table 32: Executive Drive Diagnostic — 90h

### Format Track — 50h

The Format Track command formats the common solid-state memory array.

Register	$\mathbf{D}_7$ $\mathbf{D}_6$ $\mathbf{D}_5$ $\mathbf{D}_4$ $\mathbf{D}_3$ $\mathbf{D}_2$ $\mathbf{D}_1$							D <sub>0</sub>
Feature		X						
Sector Count		Sector Count						
Sector Number		Sector Number (LBA7-0)						
Cylinder Low			Cylir	nder Lov	v (LBA1	5-8)		
Cylinder High			Cyline	der High	ו (LBA2	3-16)		
Drive Head	1	LBA	1	Drive	Head	Numbe	r (LBA2	27-24)
Command	50h							

### Table 33: Format Track — 50h

### Identify Drive — ECh

Issued by the host, the Identify Drive command provides 256 bytes of drive attribute data (i.e., sector size, count, and so on) The identify drive data structure is detailed in the following table.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
Feature		X							
Sector Count		Х							
Sector Number		X							
Cylinder Low				X	(				
Cylinder High		Х							
Drive Head	Х	Х	Х	Drive		>	<		
Command	ECh								

### Table 34: Identify Drive — ECh

Identify Drive — Drive Attribute Data

Word Address	Data Default	Bytes	Data Description		
0	045Ah	2	General configuration bit information		
			<ul> <li>15: Non-magnetic disk</li> <li>14: Formatting speed latency permissible gap needed</li> <li>13: Track Offset option supported</li> <li>12: Data Strobe Offset option supported</li> <li>11: Over 0.5% rotational speed difference</li> <li>10: Disk transfer rate &gt;10Mbps</li> <li>9: 10Mbps &gt;= disk transfer rate &gt;5Mbps</li> <li>8: 5Mbps &gt;= disk transfer rate</li> <li>7: Removable cartridge drive</li> <li>6: Fixed drive</li> <li>5: Spindle Motor Control option executed</li> <li>4: Over 15µs changing head time</li> <li>3: Non-MFM encoding</li> <li>2: Soft sector allocation</li> <li>1: Hard sector allocation</li> <li>0: Reserved</li> </ul>		
1	XXXXh	2	Number of cylinders		
2	0000h	2	Reserved		
3	00XXh	2	Number of heads		
4	0000h	2	Number of unformatted bytes per track		
5	XXXXh	2	Number of unformatted bytes per sector		
6	XXXXh	2	Number of sectors per track		
7-8	XXXXh	4	Number of sectors per device		
9	0000h	2	Reserved		
10-19	XXXXh	20	Serial number		

# Table 35: Identify Drive — Drive Attribute Data

#### SILICONSYSTEMS PROPRIETARY

Word Address	Data Default	Bytes	Data Description
20	0001h	2	Buffer type
			<ul> <li>0000h: Not specified</li> <li>0001h: A single-ported, single-sector buffer</li> <li>0002h: A dual-ported multisector buffer</li> <li>0003h: A dual-ported multisector buffer with a read caching</li> </ul>
21	0001h	2	Buffer size in 512-byte increments
22	0004h	2	Number of ECC bytes passed on read/ write long commands
23-26	XXXXh	8	Firmware revision (eight ASCII characters)
27-46	XXXXh	40	Model number (40 ASCII characters)
47	0001h	2	7-0: Maximum number of sectors that can be transferred with a Read/Write Multiple command per interrupt
48	0000h	2	Double word (32 bit) not supported
49	0f00h	2	<ul><li>11: IORDY supported</li><li>9: LBA supported</li><li>8: DMA supported</li></ul>
50	0000h	2	Reserved
51	0200h	2	15-8: PIO data transfer cycle timing
52	0000h	2	15-8: DMA data transfer cycle timing
53	0003h	2	<ul><li>1: Words 64-70 are valid</li><li>0: Words 54-58 are valid</li></ul>
54	XXXXh	2	Current number of cylinders
55	XXXXh	2	Current number of heads
56	XXXXh	2	Current sectors per track
57-58	XXXXh	4	Current capacity in sectors
59	010Xh	2	7-0: Current sectors can be transferred with a Read/Write Multiple command per interrupt
60-61	XXXXh	4	Total number of sectors addressable in LBA mode
62	0000h	2	Single-word DMA modes supported

 Table 35: Identify Drive — Drive Attribute Data (Continued)

#### SILICONSYSTEMS PROPRIETARY

Word Address	Data Default	Bytes	Data Description
63	0407h	2	Multiword DMA modes supported
64	0003h	2	PIO modes supported
65	0078h	2	Minimum DMA transfer cycle time per word (ns)
66	0078h	2	Manufacturer's recommended DMA transfer cycle time (ns)

Table 35: Iden	tify Drive — I	Drive Attribute	Data	(Continued)	
----------------	----------------	-----------------	------	-------------	--

#### Idle — 97h, E3h

When issued by the host, the device's internal controller sets the BSY bit, enters the Idle mode, clears the BSY bit, and generates an interrupt. If the sector count is non-zero, it is interpreted as a timer count with each count being 5ms, and the automatic power-down mode is enabled. If the sector count is zero, the automatic power-down mode is disabled.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	$D_3$	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		
Feature		X								
Sector Count		Timer Count (5ms increments)								
Sector Number		X								
Cylinder Low				×	(					
Cylinder High				×	(					
Drive Head	Х	X X X Drive X								
Command	97h or E3h									

Table 36: Idle — 97h, E3h

#### Idle Immediate — 95h, E1h

When issued by the host, the device's internal controller sets the BSY bit, enters Idle Mode, clears the BSY bit, and issues an interrupt. The interrupt is issued whether or not the Idle mode is fully entered.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		
Feature		X								
Sector Count		Х								
Sector Number		Х								
Cylinder Low				Х	(					
Cylinder High				×	(					
Drive Head	Х	X X X Drive X								
Command		95h or E1h								

Table 37: Idle Immediate — 95h, E1h

#### Initialize Drive Parameters — 91h

Initialize Drive Parameters allows the host to set the sector counts per track and the head counts per cylinder to 1 Fixed. Upon issuance of the command, the device sets the BSY bit and associated parameters, clears the BSY bit, and issues an interrupt.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
Feature	X								
Sector Count		Se	ector Co	ount (Nu	mber o	f Sector	rs)		
Sector Number				Х					
Cylinder Low				Х					
Cylinder High				Х					
Drive Head	Х	0	Х	Drive			lumber		
				(Number of Heads — 1)					
Command	91h								

 Table 38: Initialize Drive Parameters — 91h

### Recalibrate — 1Xh

The Recalibrate command sets the cylinder low and high, head number to 0h, and sector number to 1h in CHS mode. In LBA mode (i.e., LBA = 1), the sector number is set to 0h.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		
Feature		X								
Sector Count				×	(					
Sector Number		Х								
Cylinder Low				×	(					
Cylinder High				×	(					
Drive Head	1	1 LBA 1 Drive X								
Command	1Xh									

Table 39:	Recalibrate -	— 1Xh
-----------	---------------	-------

### Read Buffer — E4h

The Read Buffer command allows the host to read the contents of the sector buffer. When issued, the device sets the BSY bit and sets up the sector buffer data in preparation for the read operation. When the data is ready, the DRQ bit is set and the BSY bit in the Status register are set and cleared, respectively.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>			
Feature		X									
Sector Count		Х									
Sector Number		Х									
Cylinder Low				Х	(						
Cylinder High				Х	(						
Drive Head	Х	Х	Х	Drive		>	(				
Command		E4h									

Table 40: Read Buffer — E4h

### Read DMA — C8h

The Read DMA command allows the host to read data using the DMA transfer protocol.

*Note:* This function does not apply to SiliconDrives that have DMA disabled.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		
Feature		X								
Sector Count				Sector	Count					
Sector Number			Secto	or Numb	ber (LBA	47-0)				
Cylinder Low			Cylir	nder Lov	v (LBA1	5-8)				
Cylinder High			Cyline	der High	า (LBA2	3-16)				
Drive Head	1	1 LBA 1 Drive Head Number (LBA27-24)								
Command		C8h								

Table 41: Read DMA — C8h

#### Read Multiple — C4h

The Read Multiple command executes similarly to the Read Sector command, with the exception that interrupts are issued only when a block containing the counts of sectors defined by the Set Multiple command is transferred.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
Feature		X							
Sector Count				Sector	Count				
Sector Number			Secto	or Numb	ber (LBA	47-0)			
Cylinder Low			Cylir	nder Lov	v (LBA1	5-8)			
Cylinder High			Cylind	der Higł	า (LBA2	3-16)			
Drive Head	1	1 LBA 1 Drive Head Number (LBA27-24)							
Command	C4h								

Table 42: Read Multiple — C4h

#### Read Sector — 20h, 21h

The Read Sector command allows the host to read sectors 1 to 256 as specified in the Sector Count register. If the sector count is set to 0h, all 256 sectors of data are made available. When the command code is issued and the first sector of data has been transferred to the buffer, the DRQ bit is set. The Read Sector command is terminated by writing the cylinder, head, and sector number of the last sector read in the task file. On error, the read operation is aborted in the errant sector.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		
Feature		X								
Sector Count				Sector	Count					
Sector Number		Sector Number (LBA7-0)								
Cylinder Low			Cylir	nder Lov	v (LBA1	5-8)				
Cylinder High			Cyline	der High	ı (LBA2	3-16)				
Drive Head	1	1 LBA 1 Drive Head Number (LBA27-24)								
Command	20h or 21h									

Table	43:	Read	Sector —	20h.	21h
				,	

### Read Long Sector(s) - 22h, 23h

The Read Long Sector(s) command operates similarly to the Read Sector(s) command, with the exception that it transfers requested data sectors and ECC data. The long instruction ECC byte transfer for Long commands is a byte transfer at a fixed length of 4 bytes.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
Feature		X							
Sector Count				X	(				
Sector Number		Sector Number (LBA7-0)							
Cylinder Low			Cylir	nder Lov	v (LBA1	5-8)			
Cylinder High			Cylind	der High	ı (LBA2	3-16)			
Drive Head	1	1 LBA 1 Drive Head Number (LBA27-24)							
Command	22h or 23h								

Table 44: Read Long Sector(s) — 22h, 23h

### Read Verify Sector(s) - 40h, 41h

The Read Verify Sector(s) command operates similarly to the Read Sector(s) command, with the exception that is does not set the DRQ bit and does not transfer data to the host. When the requested sectors are verified, the onboard controller clears the BSY bit and issues an interrupt.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
Feature		X							
Sector Count		Sector Count							
Sector Number	Sector Number (LBA7-0)								
Cylinder Low		Cylinder Low (LBA15-8)							
Cylinder High		Cylinder High (LBA23-16)							
Drive Head	1	LBA	1 Drive Head Number (LBA27-24)						
Command	40h or 41h								

Table 45: Read Verify Sector(s) — 40h, 41h

### Seek — 7Xh

The Seek command seeks and picks up the head to the tracks specified in the task file. When the command is issued, the solid-state memory chips do not need to be formatted. After an appropriate amount of time, the DSC bit is set.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
Feature		X							
Sector Count	X								
Sector Number	Sector Number (LBA7-0)								
Cylinder Low	Cylinder Low (LBA15-8)								
Cylinder High			Cyline	der High	ı (LBA2	3-16)			
Drive Head	1 LBA 1 Drive Head Number (LBA27-24)						27-24)		
Command	7Xh								

Table 46: Seek — 7Xh

SILICONSYSTEMS PROPRIETARY

### Set Features — EFh

The Set Features command allows the host to configure the feature set of the device according to the attributes listed in Table 48.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
Feature		Feature							
Sector Count		X							
Sector Number	X								
Cylinder Low	Х								
Cylinder High		Х							
Drive Head	Х	Х	Х	Drive		>	(		
Command	EFh								

	Table 47:	Set Features	— EFh
--	-----------	--------------	-------

### Table 48: Set Features' Attributes

Feature	Operation
01h	Enable 8-bit data transfer
66h	Disable reverting to power on defaults
81h	Disable 8-bit data transfer
BBh	4 bytes of data apply on Read/Write Long commands
CCh	Enable revert to power on defaults

On power-up or following a hardware reset, the device is set to the default mode 81h.

#### Set Multiple Mode — C6h

The Set Multiple Mode command allows the host to access the drive via Read Multiple and Write Multiple ATA commands. Additionally, the command sets the block count (i.e., the number of sectors within the block) for the Read/Write Multiple command. The sector count per block is set in the Sector Count register.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		
Feature		L	I	>	(		1			
Sector Count		Sector Count								
Sector Number		X								
Cylinder Low		Х								
Cylinder High		X								
Drive Head	X X X Drive X									
Command	C6h									

Table 49: Set Multiple Mode — C6h

#### SILICONSYSTEMS PROPRIETARY

#### Set Sleep Mode — 99h, E6h

The Set Sleep Mode command allows the host to set the device in sleep mode. When the onboard controller transitions to sleep mode, it clears the BSY bit and issues an interrupt. The device interface then becomes inactive. Sleep mode can be exited by issuing either a hardware or software reset.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	$D_3$	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		
Feature		X								
Sector Count		X								
Sector Number	X									
Cylinder Low		X								
Cylinder High				×	(					
Drive Head	Х	Х	Х	Drive		>	<			
Command	99h or E6h									

Table 50: Set Sleep Mode — 99h, E6h

### Standby — 96h, E2h

When the Standby command is issued by the host, it transitions the device into standby mode. If the Sector Count register is set to a value other than 0h, the Auto Powerdown function is enabled and the device returns to Idle mode.

Register	D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	$D_3$	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		
Feature		X								
Sector Count	Timer Count (5ms x Timer Count)									
Sector Number	X									
Cylinder Low	Х									
Cylinder High		Х								
Drive Head	Х	Х	Х	Drive		>	(			
Command	96h or E2h									

Table 51: Standby — 96h, E2h

### Standby Immediate — 94h, E0h

When the Standby Immediate command is issued by the host, it transitions the device into standby mode.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>7</sub>		
Feature		X								
Sector Count		X								
Sector Number	X									
Cylinder Low		Х								
Cylinder High		Х								
Drive Head	Х	Х	Х	Drive		>	<			
Command	94h or E0h									

Table 52:	Standby	/ Immediate	— 94h. E0h
TUDIC OF.	Olunany	miniculuic	5411, 6011

### Write Buffer — E8h

The Write Buffer command allows the host to rewrite the contents of the 512- byte data buffer with the wanted data.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>7</sub>	
Feature		X							
Sector Count		X							
Sector Number	X								
Cylinder Low	Х								
Cylinder High	Х								
Drive Head	Х	Х	Х	Drive		>	(		
Command	E8h								

Table 53:	Write	Buffer -	— E8h
-----------	-------	----------	-------

### Write DMA — CAh

The Write DMA command allows the host to write data using the DMA transfer protocol.

*Note:* This function does not apply to SiliconDrives that have DMA disabled.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
Feature				>	(		1		
Sector Count				Sector	Count				
Sector Number		Sector Number (LBA7-0)							
Cylinder Low			Cylir	nder Lov	w(LBA1	5-8)			
Cylinder High			Cylin	der Higl	n(LBA2	3-16)			
Drive Head	X LBA X Drive Head Number(LBA27-24								
Command		CAh							

Table 54: Write DMA — CAh

#### Write Multiple — C5h

The Write Multiple command operates in the same manner as the Write Sector command. When issued, the device sets the BSY bit within 400ns and generates an interrupt at the completion of a transferred block of sectors. The DRQ bit is set at the beginning of a block transfer.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		
Feature		X								
Sector Count		Sector Count								
Sector Number		Sector Number (LBA7-0)								
Cylinder Low			Cylii	nder Lov	w(LBA1	5-8)				
Cylinder High			Cylin	der Higl	n(LBA2	3-16)				
Drive Head	Х	X LBA X Drive Head Number(LBA27-24)								
Command		C5h								

Table 55: Write Multiple — C5h

### Write Sector(s) — 30h, 31h

The Write Sector(s) command writes from 1 to 256 sectors as specified in the Sector Count register. A sector count of 0 requests 256 sectors. When issued, the device sets the BSY bit within 400ns and generates an interrupt at the completion of a transferred block of sectors. The DRQ bit is set at the beginning of a block transfer.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		
Feature		X								
Sector Count		Sector Count								
Sector Number		Sector Number (LBA7-0)								
Cylinder Low			Cylir	nder Lov	v (LBA1	5-8)				
Cylinder High			Cylin	der Higł	า (LBA2	3-16)				
Drive Head	X LBA X Drive Head Number (LBA27-24									
Command		30h or 31h								

Table 56:	Write	Sector(s)	) — 30h,	31h
-----------	-------	-----------	----------	-----

### SILICONSYSTEMS PROPRIETARY

### Write Long Sector(s) — 32h, 33h

The Write Long Sector(s) command operates in the same manner as the Write Sector command — when issued, the device sets the BSY bit within 400ns and generates an interrupt at the completion of a transferred block of sectors. The DRQ bit is set at the beginning of a block transfer.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		
Feature		1	1	>	<b>(</b>	1				
Sector Count				Sector	Count					
Sector Number		Sector Number (LBA7-0)								
Cylinder Low			Cylir	nder Lov	v (LBA1	5-8)				
Cylinder High			Cyline	der High	ı (LBA2	3-16)				
Drive Head	Х	X LBA X Drive Head Number (LBA27-24								
Command		32h or 33h								

Table 57: Write Long Sector(s) — 32h, 33h

### Erase Sector(s) — C0h

The Erase Sector(s) command is issued prior to the issuance of a Write Sector(s) or Write Multiple w/o Erase command.

				• • •						
Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		
Feature		1		>	(					
Sector Count		Sector Count								
Sector Number		Sector Number (LBA7-0)								
Cylinder Low			Cylir	nder Lov	v (LBA1	5-8)				
Cylinder High			Cyline	der High	ı (LBA2	3-16)				
Drive Head	Х	X LBA X Drive Head Number (LBA27-24								
Command			I	C	Dh					

### Table 58: Erase Sector(s) — C0h

#### Request Sense — 03h

The Request Sense command identifies the extended error codes generated by the preceding ATA command. The Request Sense command must be issued immediately following the detection of an error via the Error register.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		
Feature		X								
Sector Count		Х								
Sector Number		Х								
Cylinder Low				Х	(					
Cylinder High				Х	(					
Drive Head	1 X 1 Drive X									
Command		03h								

Table 59: Request Sense — 03h

The extended error codes are defined in the following table.

Extended Error Codes	Description
00h	No error detected
01h	Self test is OK (no error)
09h	Miscellaneous error
20h	Invalid command
21h	Invalid address (requested head or sector invalid)
2Fh	Address overflow (address too large)
35h, 36h	Supply or generated voltage out of tolerance
11h	Uncorrectable ECC error
18h	Corrected ECC error
05h, 30h-32h, 37h,3Eh	Self test of diagnostic failed
10h, 14h	ID not found
3Ah	Spare sectors exhausted
1Fh	Data transfer error/aborted command
0Ch, 38h, 3Bh, 3Ch, 3Fh	Computed media format
03h	Write/erase failed

### Table 60: Extended Error Codes

#### SILICONSYSTEMS PROPRIETARY

#### Translate Sector — 87h

The Translate Sector command is not currently supported by the SiliconSystems' SiliconDrive. If the host issues this command, the device responds with 0x00h in the data register.

#### Table 61: Translate Sector — 87h

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		
Feature		I		>	(					
Sector Count		Sector Count								
Sector Number		Sector Number (LBA7-0)								
Cylinder Low			Cylir	nder Lov	v (LBA1	5-8)				
Cylinder High			Cylin	der Higł	ו (LBA2	3-16)				
Drive Head	1 LBA 1 Drive Head Number (LBA27-24							27-24)		
Command		87h								

#### Wear-Level — F5h

The Wear-Level command is supported as an NOP command for the purposes of backward compatibility with the ANSI AT attachment standard. This command sets the Sector Count register to 0x00h.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
Feature				X	K				
Sector Count			С	ompletio	on Statu	IS			
Sector Number		Х							
Cylinder Low				X	(				
Cylinder High				×	(				
Drive Head	Х	X X X Drive Flag							
Command		F5h							

#### Table 62: Wear-Level — F5h

Command

### Write Multiple w/o Erase — CDh

The Write Multiple w/o Erase command functions identically to the Write Multiple command, with the exception that the implied pre-erase (i.e., Erase Sector(s) command) is not issued prior to writing the sectors.

Te Te		. write	wump	ie w/o E	rase —					
Register	D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	$D_3$	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		
Feature				>	(					
Sector Count		Sector Count								
Sector Number			Sect	or Numb	ber (LBA	47-0)				
Cylinder Low			Cylir	nder Lov	v (LBA1	5-8)				
Cylinder High		Cylinder High (LBA23-16)								
Drive Head	Х	LBA	Х	Drive	Head	Numbe	r (LBA2	27-24)		

CDh

## Table 63: Write Multiple w/o Erase — CDh

SILICONSYSTEMS PROPRIETARY This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

### Write Sector(s) w/o Erase - 38h

The Write Sector(s) w/o Erase command functions similar to the Write Sector command, with the exception that the implied pre-erase (i.e., Erase Sector(s) command) is not issued prior to writing the sectors.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		
Feature		X								
Sector Count		Sector Count								
Sector Number		Sector Number (LBA7-0)								
Cylinder Low			Cylir	nder Lov	v (LBA1	5-8)				
Cylinder High			Cyline	der Higł	า (LBA2	3-16)				
Drive Head	Х	X LBA X Drive Head Number (LBA27-24								
Command		38h								

### Table 64: Write Sector(s) w/o Erase — 38h

### Write Verify — 3Ch

The Write Verify command verifies each sector immediately after it is written. This command performs identically to the Write Sector(s) command, with the added feature of verifying each sector written.

Register	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Feature				>	(	L	I	I
Sector Count	Sector Count							
Sector Number	Sector Number (LBA7-0)							
Cylinder Low	Cylinder Low (LBA15-8)							
Cylinder High			Cyline	der High	ı (LBA2	3-16)		
Drive Head	Х	LBA	Х	Drive	Head	Numbe	r (LBA2	27-24)
Command		1		30	Ch			

### Table 65: Write Verify — 3Ch

# SALES AND SUPPORT

To order or obtain information on pricing and delivery, contact your SiliconSystems Sales Representative.

# PART NUMBERING

### NOMENCLATURE

The following table defines the SiliconDrive 2.5" Drive part numbering scheme.

SSD-	D	YYY	Т	-3600	
				Part number suffix —	
				contact your	
				SiliconSystems' Sales	
				Representative	
			Temperature R	ange:	
			<ul> <li>Blank = Cor</li> </ul>		
			<ul> <li>I = Industria</li> </ul>		
		Capacity: 12	M = 128MB to 16G	= 16GB	
	Form Factor:				
	• C = CF				
	• D = 2.5" Dri	• D = 2.5" Drive			
	<ul> <li>M = Module</li> </ul>				
	<ul> <li>P = PC Car</li> </ul>	d			
SiliconSyste	ems' SiliconDrive				

Table 66: Part Numbering Nomenclature

### PART NUMBERS

The following table lists the SiliconDrive's part numbers.

#### Table 67: Part Numbers

Part Number	Capacity
SSD-D16G(I)-3600	16GB
SSD-D08G(I)-3600	8GB
SSD-D04G(I)-3600	4GB
SSD-D02G(I)-3600	2GB
SSD-D01G(I)-3600	1GB
SSD-D51M(I)-3600	512MB
SSD-D25M(I)-3600	256MB
SSD-D12M(I)-3600	128MB

#### SILICONSYSTEMS PROPRIETARY

### **RoHS 6 OF 6 PRODUCT LABELING — PB-FREE IDENTIFICATION LABEL**



The Pb-free identification label indicates that the enclosed components/ devices and/or assemblies do not contain any lead (i.e., they are lead-free, as defined in RoHS directive 2002/95/ED). The above symbol is on all RoHS 6 of 6 compliant product labels, as seen in Figure 8.

### SAMPLE LABEL



Figure 8: Sample Label

#### SILICONSYSTEMS PROPRIETARY

## **RELATED DOCUMENTATION**

For more information, visit www.siliconsystems.com or contact your SiliconSystems Sales Representative.

Table 00. Related Documentation	Table 68:	Related	Documentation
---------------------------------	-----------	---------	---------------

SiliconDrive Application-Specifi Technology	cDescription	Document Number
PowerArmor	Eliminates drive corruption.	WP-007-0xR
SiSMART	Calculates remaining useful life	.WP-008-0xR
SiProtect	Protection software for password-required, read/write, or read-only access.	WP-003-0xR
SiSweep	Ultra-fast data erasure.	SiSecure-0xANR
SiPurge	Non-recoverable data erasure.	SiSecure-0xANR

SiliconSystems' performance tests, ratings, and product specifications are measured using specific computer systems and/or components and reflect the approximate performance of SiliconSystems' products as measured by those tests. Any difference in system hardware or software design or configuration, as well as system use, may affect actual test results, ratings, and product specifications. SiliconSystems welcomes user comments and reserves the right to revise this document and/or make updates to product specifications, products, or programs described without notice at any time. SiliconSystems makes no representations or warranties regarding this document. The names of actual companies and products mentioned herein are the trademarks of their respective owners.

SiliconSystems<sup>®</sup>, SiliconDrive<sup>®</sup>, SiliconDrive II<sup>®</sup>, SiSecure<sup>®</sup>, SiliconDrive EP<sup>®</sup>, PowerArmor<sup>®</sup>, SiSMART<sup>®</sup>, SiKey<sup>™</sup>, SiZone<sup>™</sup>, SiProtect<sup>™</sup>, SiSweep<sup>™</sup>, SiPurge<sup>™</sup>, SiScrub<sup>™</sup>, SiliconDrive USB Blade<sup>™</sup>, SolidStor<sup>™</sup>, and the SiliconSystems logo are trademarks or registered trademarks of SiliconSystems, Inc. and may be used publicly only with the permission of SiliconSystems and require proper acknowledgement. Other listed names and brands are trademarks or registered trademarks of their respective owners.

© Copyright 2009 by SiliconSystems, Inc. All rights reserved. No part of this publication may be reproduced without the prior written consent of SiliconSystems.

#### SILICONSYSTEMS PROPRIETARY